Darkress/pic16f84-sim
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
21 Commits 40 Branches 0 Tags
666cc2881b0255b9b1b7580e5bb040a4a6901a2a
Commit Graph
21 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
darkressandDarkress 666cc2881b callInstruction (#3) 
Co-authored-by: Darkress <30271678+DarkressX@users.noreply.github.com>
Reviewed-on: darkress/pic16f84-sim#3
 2023-05-30 01:19:58 +02:00
darkressandDarkress 1b3529c403 implemented Goto Instruction; Increment ProgramCounter; (#2) 
Co-authored-by: Darkress <30271678+DarkressX@users.noreply.github.com>
Reviewed-on: darkress/pic16f84-sim#2
 2023-05-29 18:07:48 +02:00
darkressandDarkress bfbec8d525 XorlwInstruction (#1) 
Co-authored-by: Darkress <30271678+DarkressX@users.noreply.github.com>
Reviewed-on: darkress/pic16f84-sim#1
 2023-05-29 15:39:04 +02:00
DarkressX 769c37e5f3 implemented PC (#11) 2023-05-29 00:25:37 +02:00
DarkressX 29ec2afe04 implemented Stack (#10) 2023-05-28 19:30:07 +02:00
DarkressX 5c4aee2da6 Simulating Full SRAM of µC (#9) 2023-05-24 20:51:43 +02:00
DarkressX 5e08c6d728 Functional Sublw instruction (#8) 
* Functional Sublw instruction

* Fixed zeroBit in Addlw after overflow and result == 0
 2023-05-23 17:47:25 +02:00
DarkressX d5eaee2bde Add Movlw instruction (#7) 2023-05-23 15:19:51 +02:00
DarkressX 347e67c3c8 Added Iorlw Instrction (#6) 2023-05-23 15:12:30 +02:00
DarkressX 8011c0ce40 Andlw instruction (#5) 2023-05-23 15:00:54 +02:00
DarkressX 47cf49abea Addlw instruction (#4) 
* Added addlw command

* Write to program list

* Included CommandUtils as helpter class. Sorted classes into packages

* Revert changes on HelloWorld

* Revert "Revert changes on HelloWorld"

This reverts commit a08a336864fb2aa2bbc5a4e37ca360765774965e.

* Added example execution of Addlw command
 2023-05-22 23:55:01 +02:00
DarkressX 9e73a08b8f Registers (#3) 
* Byte Dataclass

* Added some abbreviations and registers of bank0

* New Bank approach

* implemented indirect Addressing of registers..partially

* Added other unique special registers to bank array

* Working Memory with direct and indirect addressing

* Some simplifications and branch removals

* Added working register

* Removed NewByte.java

* Simplified if statements

* Removed unneccesary check in if
 2023-05-19 22:24:58 +02:00
Darkress 97a75622f9 Implemented Program Parser 2023-05-09 22:45:37 +02:00
Darkress 3cda4057ac Some commenting 2023-05-09 22:04:08 +02:00
Darkress f575fc81c9 'Simplified' decoder by using switches 2023-05-09 22:04:08 +02:00
darkress aea57b5eec Implemented basic command detector 2023-05-09 22:04:08 +02:00
darkress 5acbf36c9b Added CommandDecoder for all Byte-oriented file register operations 2023-04-17 16:18:14 +02:00
darkress 15eecb050b Corrected mistake in CLRF, CLRW 2023-04-17 15:27:48 +02:00
darkress 5a0dbf47d1 Added CommandDecoder for CLRF, CRLW, COMF, DECF 2023-04-17 15:12:52 +02:00
darkress 5468cce530 Init 2023-04-17 14:52:12 +02:00
DarkressX 092d85a7b0 Initial commit 2023-04-17 13:40:48 +02:00